Senior Scientist- Fan out wafer level packaging / Heterogeneous Integration Technologies (f/m/d) Coordination of infrastructure ramp up for FOWLP line at Silicon Austria labs Development and optimization of FOWLP processes for both chip-first and chip-last approaches, including die placement,...